Global EDA for Semiconductor Back End Design Market Insights, Size, and Forecast By Tool Type (Logic Synthesis Tools, Layout Tools, Simulation Tools, Verification Tools), By End User (Consumer Electronics, Automotive, Telecommunication, Aerospace), By Application (Integrated Circuits, Printed Circuit Boards, Chip On Board, Microelectromechanical Systems), By Design Type (Physical Design, Synthesis, Verification, Testing), By Region (North America, Europe, Asia-Pacific, Latin America, Middle East and Africa), Key Companies, Competitive Analysis, Trends, and Projections for 2026-2035
Key Market Insights
Global EDA for Semiconductor Back End Design Market is projected to grow from USD 7.8 Billion in 2025 to USD 18.2 Billion by 2035, reflecting a compound annual growth rate of 9.4% from 2026 through 2035. This market encompasses the software and hardware tools essential for the physical design verification and manufacturing preparation of semiconductor devices. It covers crucial stages like layout routing verification and signoff, ensuring chips are manufacturable and meet performance specifications. Key market drivers include the relentless demand for higher performance and lower power consumption in advanced semiconductor devices, necessitating more complex and optimized back end designs. The proliferation of AI Machine Learning IoT and 5G technologies fuels this demand, as these applications require highly specialized and efficient chips. Moreover the increasing complexity of System on Chip SoCs and heterogeneous integration drives the need for sophisticated EDA tools capable of handling intricate interconnections and multi physics simulations. However the significant cost associated with advanced EDA tools and licenses poses a considerable restraint especially for smaller design houses. The steep learning curve required to master these complex tools also presents a barrier to entry. Furthermore the long design cycles and the continuous need for tool updates to keep pace with evolving semiconductor manufacturing processes add to the operational challenges.
Global EDA for Semiconductor Back End Design Market Value (USD Billion) Analysis, 2025-2035
2025 - 2035
www.makdatainsights.com
Despite these restraints the market is characterized by several important trends shaping its future. The increasing adoption of cloud based EDA solutions is a significant trend offering greater flexibility scalability and reduced upfront infrastructure costs for semiconductor companies. The integration of AI and machine learning into EDA tools for design optimization verification and even predictive maintenance is another transformative trend enhancing efficiency and reducing design errors. Furthermore the growing emphasis on design for manufacturing DFM and advanced packaging technologies like 3D ICs and chiplets is creating new demands for specialized back end EDA capabilities. Opportunities abound in developing more intelligent automated and high performance EDA solutions that can address the complexities of next generation semiconductor technologies. Specialization in niche areas such as photonics integration or quantum computing chip design could also unlock significant growth. The rise of fabless semiconductor companies also presents a fertile ground for EDA providers as these companies heavily rely on external tools for their design processes.
North America stands as the dominant region in the global EDA for Semiconductor Back End Design Market. This dominance is attributed to the presence of major semiconductor design houses research institutions and leading EDA tool vendors, fostering a robust ecosystem for innovation and adoption. The region's early adoption of advanced technologies and substantial investments in R&D contribute significantly to its market leadership. Asia Pacific is poised to be the fastest growing region. This rapid growth is propelled by the burgeoning semiconductor manufacturing industry particularly in countries like China Taiwan and South Korea. Government initiatives supporting local semiconductor production increasing investments in advanced packaging and a growing number of design startups are fueling the demand for sophisticated EDA solutions across the region. Key players in this dynamic market include industry giants like Cadence Design Systems Ansys and Keysight Technologies. These companies strategically focus on continuous innovation acquiring smaller specialized firms and expanding their product portfolios to address emerging design challenges. Nanotronics Altium Empyrean Ayar Labs Tanner EDA IC Manage and Zuken are also significant players contributing to the competitive landscape by offering specialized tools and solutions catering to specific segments of the back end design workflow. Their strategies often involve developing highly integrated platforms and providing comprehensive support to secure market share.
Quick Stats
Market Size (2025):
USD 7.8 BillionProjected Market Size (2035):
USD 18.2 BillionLeading Segment:
Integrated Circuits (62.8% Share)Dominant Region (2025):
North America (45.2% Share)CAGR (2026-2035):
9.4%
Global EDA for Semiconductor Back End Design Market Emerging Trends and Insights
AI Driven Optimization for Advanced Packaging
AI driven optimization in advanced packaging is revolutionizing semiconductor back end design. This trend leverages artificial intelligence to enhance the intricate processes of chip packaging. Machine learning algorithms analyze vast datasets of design parameters material properties and manufacturing constraints. The AI identifies optimal layouts interconnects and thermal solutions far exceeding human capability. This leads to significant improvements in power integrity signal integrity and thermal performance crucial for high density heterogeneous integration. Furthermore AI can predict and mitigate potential manufacturing defects streamlining the design verification cycle. It accelerates time to market by automating iterative optimization tasks and ensuring manufacturability at early design stages. This intelligent automation is essential for meeting the demands of shrinking geometries and increasing device complexity in modern semiconductor systems.
Cloud Native EDA for Seamless Collaboration
Semiconductor back end design faces escalating complexity, demanding more efficient collaboration among globally distributed teams. Traditional Electronic Design Automation EDA workflows often involve fragmented tools and data silos, hindering real time interaction. Cloud Native EDA addresses this by leveraging cloud infrastructure and microservices architecture. It containerizes EDA applications, enabling flexible deployment and scalability. Teams can access shared design environments, data repositories, and powerful compute resources from anywhere, fostering seamless collaboration. This eliminates the need for extensive local hardware, streamlines toolchain management, and accelerates design cycles. Version control is integrated, enhancing design integrity. Ultimately, Cloud Native EDA promotes agility, reduces operational overhead, and empowers faster, more connected decision making in semiconductor back end design.
Digital Twin Integration for Post Silicon Validation
Digital twin integration is revolutionizing post silicon validation in the semiconductor backend design market. Traditionally, validating physical silicon involved extensive, time consuming hardware tests. Now, comprehensive digital twins, virtual replicas of the silicon devices and their environments, are created. These twins incorporate detailed behavioral models and physical characteristics, allowing engineers to simulate complex functionalities and identify potential issues early. This trend enables parallel validation of design iterations, significantly accelerating the debugging process. Engineers can virtually test power performance, signal integrity, and functionality under various scenarios before committing to fabrication. This proactive approach reduces the need for expensive physical prototypes and costly design re-spins, leading to faster time to market and enhanced silicon quality.
What are the Key Drivers Shaping the Global EDA for Semiconductor Back End Design Market
Rising Complexity and Miniaturization in Advanced Packaging
Rising complexity and miniaturization in advanced packaging is a critical driver for the semiconductor back end design market. As devices shrink and performance demands increase, traditional packaging solutions are insufficient. Advanced packaging techniques like 3D ICs, chiplets, and fan out wafer level packaging enable higher integration, improved power efficiency, and faster data transfer. These innovations introduce significant design challenges related to signal integrity, power delivery networks, thermal management, and physical verification. EDA tools are essential for accurately modeling, simulating, and verifying these intricate designs, ensuring their functionality and reliability. The need for sophisticated EDA solutions to manage the increasing complexity and achieve the desired miniaturization fuels demand across the semiconductor industry.
Growing Adoption of Heterogeneous Integration and Chiplets
The semiconductor industry is increasingly embracing heterogeneous integration and chiplet architectures to achieve higher performance, lower power consumption, and improved manufacturing yields. This involves combining diverse functional blocks, such as processors, memory, and specialized accelerators, from different manufacturing processes onto a single package or interposer. This shift creates significant challenges and opportunities for EDA tools in the back end design phase. Designing and verifying these complex, multi-die systems necessitates advanced EDA solutions for tasks like physical verification, timing analysis, power integrity, and thermal analysis across disparate dies. The growing adoption of these sophisticated integration methods drives demand for sophisticated EDA software capable of managing the immense complexity and ensuring the reliability and functionality of these next generation chips.
Increased Demand for Specialized EDA Tools for Wafer-Level and 3D-IC Architectures
The semiconductor industry is experiencing a surge in demand for specialized EDA tools due to the rising complexity of integrated circuit designs. Wafer-level and 3D-IC architectures, pivotal for enhanced performance and miniaturization, present significant design challenges. These advanced packaging technologies necessitate sophisticated simulation, verification, and layout tools that can precisely model and analyze complex interconnects, thermal effects, and signal integrity across multiple stacked dies. Traditional EDA tools are often insufficient to address these intricacies, creating a strong imperative for innovations in specialized EDA solutions. This escalating need for precise design and analysis capabilities for next generation architectures directly fuels the expansion of the EDA market for semiconductor back end design.
Global EDA for Semiconductor Back End Design Market Restraints
Lack of Standardized Workflows and Interoperability Across Design Stages
The absence of standardized workflows and interoperability across design stages significantly impedes efficiency in the Global EDA for Semiconductor Back End Design Market. Different design teams often employ disparate tools, methodologies, and data formats, creating silos that prevent seamless data exchange and collaboration. This lack of uniformity forces engineers to manually translate or reformat design data when transitioning between stages like physical design, verification, and signoff. Consequently, design cycles are prolonged due to repeated data conversions, increased error potential, and the need for extensive reconciliation efforts. Debugging and iteration become more complex as tracking design changes across heterogeneous environments is challenging. This fragmented approach diminishes productivity, increases time to market, and hinders the adoption of advanced automation crucial for complex semiconductor designs.
High Development Costs and Long Design Cycles for Advanced Packaging
The pursuit of advanced semiconductor packaging solutions faces a significant hurdle: the substantial financial investment and protracted timelines required for their development. Engineers grapple with the complexities of integrating diverse materials and functionalities at microscopic scales, demanding extensive research, prototyping, and rigorous testing. This iterative process, from initial concept to market readiness, can span multiple years, tying up considerable capital and human resources. The high upfront costs for specialized equipment, sophisticated simulation tools, and skilled personnel, coupled with the extended periods before a product can generate revenue, pose a significant barrier. Companies must weigh the potential benefits of leading edge packaging against these substantial developmental burdens, often delaying or foregoing innovations due to the inherent risks and resource commitments involved in these long design cycles.
Global EDA for Semiconductor Back End Design Market Opportunities
Advanced EDA for 3D-IC and Heterogeneous Integration Packaging Co-Design & Verification
The drive towards miniaturization and enhanced performance fuels a significant opportunity for advanced Electronic Design Automation EDA in 3D integrated circuit 3D IC and heterogeneous integration. Traditional 2D IC design tools are often inadequate for the intricate challenges presented by vertically stacked dies and the integration of diverse components like logic, memory, and sensors into a single package. This paradigm shift creates an urgent demand for sophisticated EDA platforms capable of seamless co design and verification across chip and package boundaries.
Advanced EDA solutions must address complex multi physics interactions including electrical, thermal, and mechanical effects spanning multiple dies. These tools are critical for ensuring signal integrity, power delivery network reliability, and overall system performance in dense 3D structures. The opportunity lies in providing comprehensive environments that facilitate early stage architectural exploration, detailed layout planning, precise parasitic extraction, and robust system level verification for these advanced packaging technologies. Companies developing these cutting edge EDA capabilities will enable semiconductor manufacturers to accelerate innovation, reduce design iterations, and overcome the formidable engineering hurdles associated with next generation heterogeneous systems.
AI/ML-Driven Back-End EDA for PPA Optimization and Accelerated Design Closure in Advanced Nodes
The escalating complexity of advanced process nodes makes achieving optimal Power, Performance, and Area PPA and rapid design closure increasingly challenging for traditional back end EDA. This creates a substantial opportunity for AI/ML driven solutions. These intelligent tools leverage vast design data and sophisticated algorithms to revolutionize critical back end stages like placement, routing, and timing signoff.
AI/ML enables predictive analysis and automated optimization far beyond human capabilities, leading to superior PPA metrics. This means better power efficiency, higher performance, and smaller die area for next generation chips. Furthermore, these advanced EDA solutions drastically accelerate the iterative design cycle, significantly compressing turnaround times and ensuring faster time to market for highly intricate designs. This represents a pivotal shift towards smarter, more efficient semiconductor design workflows, crucial for competitive advantage in the global market.
Global EDA for Semiconductor Back End Design Market Segmentation Analysis
Key Market Segments
By Application
- •Integrated Circuits
- •Printed Circuit Boards
- •Chip On Board
- •Microelectromechanical Systems
By Design Type
- •Physical Design
- •Synthesis
- •Verification
- •Testing
By End User
- •Consumer Electronics
- •Automotive
- •Telecommunication
- •Aerospace
By Tool Type
- •Logic Synthesis Tools
- •Layout Tools
- •Simulation Tools
- •Verification Tools
Segment Share By Application
Share, By Application, 2025 (%)
- Integrated Circuits
- Printed Circuit Boards
- Microelectromechanical Systems
- Chip On Board
www.makdatainsights.com
Why is Integrated Circuits dominating the Global EDA for Semiconductor Back End Design Market?
Integrated Circuits holds a commanding lead in the market by application due to the pervasive and increasing demand for sophisticated semiconductor chips. The relentless drive for miniaturization, higher performance, and power efficiency in a vast array of electronic devices necessitates advanced EDA tools for their intricate back end design. The sheer volume and complexity of IC designs, involving billions of transistors, make robust design, verification, and testing crucial, cementing its leading position.
What design type is fundamental to successful semiconductor back end processes?
Physical Design is a foundational design type crucial for the Global EDA for Semiconductor Back End Design Market. It transforms a verified logical design into a manufacturable physical layout, optimizing for performance, power, and area. This segment encompasses critical stages like placement, routing, timing closure, and design rule checking. The intricate challenges in achieving silicon perfection for advanced nodes make physical design tools indispensable.
Which tool types are indispensable for ensuring design integrity and functionality?
Verification Tools are indispensable for ensuring design integrity and functionality within the Global EDA for Semiconductor Back End Design Market. These tools are critical for meticulously checking if a chip design meets all its specifications before fabrication, identifying and correcting errors early in the design flow. Simulation Tools also play a vital role, allowing designers to predict and analyze the behavior of their circuits. Their combined strength minimizes costly re-spins and accelerates time to market.
Global EDA for Semiconductor Back End Design Market Regulatory and Policy Environment Analysis
The global EDA for semiconductor back end design market navigates a complex regulatory landscape primarily shaped by export controls. US Export Administration Regulations and similar international frameworks strictly govern the sale and transfer of advanced EDA technology, especially concerning specific countries or entities deemed national security risks, profoundly impacting market access and technology collaboration. Intellectual property protection is paramount, with strong patent and copyright laws across major economies safeguarding innovative design methodologies and software. Governments worldwide increasingly view semiconductor capabilities as critical infrastructure. Initiatives like the CHIPS Act in the US and the European Chips Act incentivize domestic design and manufacturing, often creating demand for advanced EDA tools through subsidies and R&D funding. Conversely, this focus can lead to restrictions on foreign investment or ownership in key technology sectors. Data security and privacy regulations like GDPR indirectly influence EDA vendor practices regarding sensitive design data handling. Geopolitical tensions manifest through targeted sanctions, directly restricting EDA tool provision to specific customers and regions, fundamentally altering competitive dynamics and market distribution.
Which Emerging Technologies Are Driving New Trends in the Market?
Innovations in EDA for semiconductor back end design are propelled by the demands of advanced packaging and next generation process nodes. Chiplet based architectures and 3D ICs necessitate sophisticated tools for multi die integration, co design optimization, and inter die connectivity verification. Artificial intelligence and machine learning are rapidly emerging, enhancing layout synthesis, routing efficiency, and power integrity analysis through predictive modeling and automated design space exploration. These AI capabilities accelerate design cycles and improve design quality, tackling the increasing complexity of sub 5nm nodes. Cloud based EDA solutions offer scalable compute resources for large scale simulations and collaborative design environments, crucial for global teams and data intensive tasks. Furthermore, advancements focus on improving design for manufacturing DFM and design for test DFT methodologies, ensuring manufacturability and testability amidst shrinking geometries. Thermal management and electromagnetic interference analysis tools are also becoming more intelligent, crucial for high performance computing and mobile applications. These technological leaps underpin the sustained market expansion.
Global EDA for Semiconductor Back End Design Market Regional Analysis
Global EDA for Semiconductor Back End Design Market
Trends, by Region
North America Market
Revenue Share, 2025
www.makdatainsights.com
Dominant Region
North America · 45.2% share
North America unequivocally dominates the Global EDA for Semiconductor Back End Design Market, commanding a substantial 45.2% share. This leadership is fueled by the region's robust presence of pioneering EDA software companies and its thriving semiconductor industry, particularly in advanced research and development. Strong academic institutions and a skilled workforce further bolster its position. The concentration of major foundries and fabless companies here drives continuous innovation and adoption of sophisticated back end design tools. Consequently, North America sets the trends and technological benchmarks for the entire market, making it the primary hub for advancements in semiconductor design automation. This dominant share reflects the deep integration of EDA solutions within its high tech ecosystem.
Fastest Growing Region
Asia Pacific · 11.2% CAGR
Asia Pacific emerges as the fastest growing region in the global EDA for Semiconductor Back End Design Market, projected to exhibit a robust CAGR of 11.2% from 2026 to 2035. This significant growth is fueled by several key factors. The region is witnessing a rapid expansion of its semiconductor manufacturing capabilities, with considerable investments in advanced foundries and fabrication plants. Government initiatives supporting domestic chip production and technological innovation further bolster this trend. Moreover, the increasing adoption of complex System on Chip designs and the proliferation of Artificial Intelligence and Internet of Things applications are driving the demand for sophisticated back end design tools across countries like China, South Korea, and Taiwan. This strong ecosystem for semiconductor development positions Asia Pacific at the forefront of market expansion.
Impact of Geopolitical and Macroeconomic Factors
Geopolitical tensions, particularly US China tech rivalry, heavily influence EDA access and innovation. Export controls on advanced EDA tools by Western nations restrict China's indigenous semiconductor development, creating a bifurcated market. India's growing fabless design ecosystem and Southeast Asia's manufacturing expansion offer new growth corridors, but also introduce supply chain complexities and potential for regional conflicts disrupting production. Reshoring and friendshoring initiatives, driven by national security concerns, are reshaping investment flows and fostering localized EDA development in select allied nations.
Macroeconomic factors like global inflation and interest rate hikes impact venture capital funding for startups and M&A activity, crucial for EDA innovation. Recessionary pressures could curb enterprise spending on EDA licenses, though the long term demand for advanced packaging and heterogeneous integration remains robust. Currency fluctuations affect the profitability of multinational EDA vendors and influence procurement decisions by chipmakers. Government subsidies for domestic semiconductor industries worldwide provide tailwinds, stimulating demand for back end design tools as new fabs come online and accelerate domestic chip production.
Recent Developments
- March 2025
Cadence Design Systems acquired a specialized AI-driven optimization startup, strengthening its backend design tools with advanced machine learning capabilities for power, performance, and area (PPA) optimization. This acquisition targets the growing complexity of chiplet-based designs and advanced packaging in the semiconductor backend.
- September 2024
Ansys launched its new 'Photonics-Enabled Backend Solution' product suite, integrating optical interconnect simulation and layout tools directly into its existing thermal and mechanical analysis platforms. This strategic initiative addresses the increasing adoption of silicon photonics in high-performance computing and data center applications, crucial for backend integration.
- November 2024
Ayar Labs announced a strategic partnership with Keysight Technologies to co-develop advanced test and measurement solutions specifically for optical I/O chiplet integration at the backend. This collaboration aims to provide comprehensive validation flows for the electrical and optical interfaces within complex multi-chip packages, accelerating design cycles.
- January 2025
Empyrean Technology unveiled its next-generation 'Archi-Pack Pro' product, a comprehensive EDA suite focused on 3D-IC and advanced packaging design and verification. This product launch integrates thermal, stress, and electrical analysis with layout and routing capabilities, offering a unified platform for multi-die system design at the backend.
Key Players Analysis
Cadence Design Systems and Synopsys dominate with comprehensive EDA platforms, while newer players like Ayar Labs innovate with silicon photonics for high speed interconnects. Keysight Technologies and Ansys offer simulation and verification tools crucial for design accuracy. Nanotronics brings advanced inspection technology, and Empyrean is a growing player in Asia, contributing to market growth driven by escalating semiconductor complexity and demand for faster, more efficient chip design. Tanner EDA and Zuken focus on specific niche solutions.
List of Key Companies:
- Nanotronics
- Altium
- Keysight Technologies
- Empyrean
- Ayar Labs
- Ansys
- Cadence Design Systems
- Tanner EDA
- IC Manage
- Zuken
- Synopsys
- Mentor Graphics
- Silvaco
- UltraLynx
- Xilinx
Report Scope and Segmentation
| Report Component | Description |
|---|---|
| Market Size (2025) | USD 7.8 Billion |
| Forecast Value (2035) | USD 18.2 Billion |
| CAGR (2026-2035) | 9.4% |
| Base Year | 2025 |
| Historical Period | 2020-2025 |
| Forecast Period | 2026-2035 |
| Segments Covered |
|
| Regional Analysis |
|
Table of Contents:
List of Figures
List of Tables
Table 1: Global EDA for Semiconductor Back End Design Market Revenue (USD billion) Forecast, by Application, 2020-2035
Table 2: Global EDA for Semiconductor Back End Design Market Revenue (USD billion) Forecast, by Design Type, 2020-2035
Table 3: Global EDA for Semiconductor Back End Design Market Revenue (USD billion) Forecast, by End User, 2020-2035
Table 4: Global EDA for Semiconductor Back End Design Market Revenue (USD billion) Forecast, by Tool Type, 2020-2035
Table 5: Global EDA for Semiconductor Back End Design Market Revenue (USD billion) Forecast, by Region, 2020-2035
Table 6: North America EDA for Semiconductor Back End Design Market Revenue (USD billion) Forecast, by Application, 2020-2035
Table 7: North America EDA for Semiconductor Back End Design Market Revenue (USD billion) Forecast, by Design Type, 2020-2035
Table 8: North America EDA for Semiconductor Back End Design Market Revenue (USD billion) Forecast, by End User, 2020-2035
Table 9: North America EDA for Semiconductor Back End Design Market Revenue (USD billion) Forecast, by Tool Type, 2020-2035
Table 10: North America EDA for Semiconductor Back End Design Market Revenue (USD billion) Forecast, by Country, 2020-2035
Table 11: Europe EDA for Semiconductor Back End Design Market Revenue (USD billion) Forecast, by Application, 2020-2035
Table 12: Europe EDA for Semiconductor Back End Design Market Revenue (USD billion) Forecast, by Design Type, 2020-2035
Table 13: Europe EDA for Semiconductor Back End Design Market Revenue (USD billion) Forecast, by End User, 2020-2035
Table 14: Europe EDA for Semiconductor Back End Design Market Revenue (USD billion) Forecast, by Tool Type, 2020-2035
Table 15: Europe EDA for Semiconductor Back End Design Market Revenue (USD billion) Forecast, by Country/ Sub-region, 2020-2035
Table 16: Asia Pacific EDA for Semiconductor Back End Design Market Revenue (USD billion) Forecast, by Application, 2020-2035
Table 17: Asia Pacific EDA for Semiconductor Back End Design Market Revenue (USD billion) Forecast, by Design Type, 2020-2035
Table 18: Asia Pacific EDA for Semiconductor Back End Design Market Revenue (USD billion) Forecast, by End User, 2020-2035
Table 19: Asia Pacific EDA for Semiconductor Back End Design Market Revenue (USD billion) Forecast, by Tool Type, 2020-2035
Table 20: Asia Pacific EDA for Semiconductor Back End Design Market Revenue (USD billion) Forecast, by Country/ Sub-region, 2020-2035
Table 21: Latin America EDA for Semiconductor Back End Design Market Revenue (USD billion) Forecast, by Application, 2020-2035
Table 22: Latin America EDA for Semiconductor Back End Design Market Revenue (USD billion) Forecast, by Design Type, 2020-2035
Table 23: Latin America EDA for Semiconductor Back End Design Market Revenue (USD billion) Forecast, by End User, 2020-2035
Table 24: Latin America EDA for Semiconductor Back End Design Market Revenue (USD billion) Forecast, by Tool Type, 2020-2035
Table 25: Latin America EDA for Semiconductor Back End Design Market Revenue (USD billion) Forecast, by Country/ Sub-region, 2020-2035
Table 26: Middle East & Africa EDA for Semiconductor Back End Design Market Revenue (USD billion) Forecast, by Application, 2020-2035
Table 27: Middle East & Africa EDA for Semiconductor Back End Design Market Revenue (USD billion) Forecast, by Design Type, 2020-2035
Table 28: Middle East & Africa EDA for Semiconductor Back End Design Market Revenue (USD billion) Forecast, by End User, 2020-2035
Table 29: Middle East & Africa EDA for Semiconductor Back End Design Market Revenue (USD billion) Forecast, by Tool Type, 2020-2035
Table 30: Middle East & Africa EDA for Semiconductor Back End Design Market Revenue (USD billion) Forecast, by Country/ Sub-region, 2020-2035